|
GPS Device
|
NVIC Interrupt Active Bit Registers (NVIC_IABR). More...
#include <arm_cortex_m4.h>
Public Attributes | |
| uint32_t volatile | NVIC_IABR_ [8] |
NVIC Interrupt Active Bit Registers (NVIC_IABR).
Read-only. A set bit indicates the corresponding interrupt is currently active (being serviced by the processor or preempted).
Definition at line 108 of file arm_cortex_m4.h.
| uint32_t volatile NVIC_IABR_REGDEF_ts::NVIC_IABR_[8] |
IABR[0]–IABR[7]: each bit reflects one interrupt active state.
Definition at line 109 of file arm_cortex_m4.h.